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Abstract—A foundry-based photonic ecosystem is expected
to become necessary with increasing demand and adoption of
photonics for commercial products. To make foundry enabled
photonics a real success, the photonic circuit design flow should
adopt known concepts from analog and mixed signal electronics.
Based on the similarities and differences between the existing
photonic and the standardized electronics design flow, we project
the needs and evolution of the photonic design flow, such as
schematic driven design, accurate behavioral models, and yield
prediction in the presence of fabrication variability.
Index Terms—CMOS, photonic integrated circuits(PICs),
foundry, fabless design, photonics ecosystem, process design kit
(PDK), circuit design, design flow.
I. INTRODUCTION
PHOTONICS has made tremendous progress in the lastfew years. The application base has broadened to a range
of applications from optical communications to sensing. The
photonics market today is shared by several material systems
such as group IV semiconductors (silicon and germanium)
[1], [2], compound III-V semiconductors (indium phosphide
and gallium arsenide) [3], [4], silica planar lightwave circuits
(PLC) [5], silicon nitride (with flavors such as TriPlex) [6],
different polymers [7], and more exotic materials [8]. Among
these, group IV semiconductor based photonics, often called
silicon photonics, has become a prominent technology for
photonic integrated circuits (PIC). This is due to the use of the
existing complementary metal oxide semiconductor (CMOS)
infrastructure and the high material index contrast between
the guiding silicon and the cladding which permit sub-micron
waveguides and a high integration density.
Silicon photonics itself covers a range of material sys-
tems such as silicon-on-insulator (SOI), silicon nitride-on-
insulator (SiN), germanium-on-silicon, germanium-on-silicon
nitride and silicon-on-silicon nitride. All these material sys-
tems are compatible with CMOS fabrication facilities and
processes and support densely integrated circuits, so we can
categorize all of them as silicon photonics. Among these
silicon photonics material systems, the SOI platform is by far
the most mature and the most widely used, and also the system
which offers the highest possible integration density. As a
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result, it is here that we see circuits with higher complexity
becoming a reality. And with the increasing complexity of
the circuits there is an increasing need for a higher level of
abstraction in the design process. Today, it can be situated
between pure geometrical design driven by electromagnetic
simulations and a pure functional abstraction as we can find
in (digital) electronics, where the functionality is designed as
a connection of functional building blocks.
Silicon photonics offers the highest potential for high-
volume manufacturing of all PIC platform. However, the
manufacturing volumes for even the most used SOI platform
fall still several orders or magnitude short of those in CMOS
electronics. To give an idea, few tens of thousands wafers
are required for complete photonics market per year which
is in contrast to many tens of thousands of wafers being
processed by a typical CMOS electronics fab in only a
month [9]. Therefore, the motivation to build silicon photonics
manufacturing infrastructure on top of existing CMOS infras-
tructure is compelling. This distinguishes silicon photonics
from PIC technologies in other material systems based on
the compound semiconductors, silica and polymers. There,
setting up dedicated foundries with a lower volume capacity
(and a lower capital expenditure) makes sense. Another way
of increasing the volume of a fab in a fragmented market
is to adopt the model of a foundry. A foundry provides
fabrication services on one or more standardized platforms
that can be accessed by third-party (fabless) designers [10].
If the technology platform is sufficiently generic that it can
address a diversity of application markets, this aggregation of
volume makes a lot of sense.
Still, in order to make the foundry enabled photonics
economically feasible for other material platforms, the margin
on the fabrication needs to be sufficient to recover the invest-
ments and operations of the platform. This makes the foundry
model suitable either for markets with sufficiently high volume
(e.g. datacom transceivers), or for high-value, high-complexity
products, which can often be found in medical, defense and
aerospace markets. The added value of the PIC technology
now comes from the integration of very complex functionality
on a chip, which requires a reliable design flow that allows
both the foundry and the third-party designers to make first-
time-right designs.
Because the foundry model separates the designers from
the actual technology, the design flow, software tools and
design kits should fill the gap that now separates the designers
from the physical fabrication. Circuit design already requires
a higher level of abstraction, but the fact that in a foundry
model the designer is now physically shielded from the actual
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technology (literally: in many cases the fabs do not disclose
all the technological details of the fabrication to the users)
requires some formal mechanism that enable the designers to
reliably design a working circuit.
So it is crucial to the success of a real foundry model for
photonic integrated circuits to standardize the design flow for
the photonic circuits in a similar fashion as it was done for
electronics. In this article, we provide an overview of the simi-
larities and differences between the currently used design flow
for photonic integrated circuits, and especially larger-scale
photonic circuits, to the standardized design flow for electron-
ics. The best comparison is drawn with analog electronics,
not digital, as analog electronics is still somewhat rooted in
physical layout design as electronics, and photonic functions
today are still mostly analog. Based on the differences we
project how the design flow for the foundry enabled photonic
integrated circuits will evolve and which requirements need to
be fulfilled to make it a success, especially in the realm of
standarization.
It can be said that the photonic integrated circuits using SOI
are really moving towards electronics like circuits where the
functionality is designed as a connection of functional building
blocks instead of optimization the component geometries. The
number of chips fabricated by electronics is huge in compar-
ison to the photonic chips. So, in order to reduce the cost of
the fabrication and to make the foundry enabled photonics the
number of fabricated chips should scale up considerably. The
capital expenditure for the foundries fabricating photonic chips
is pretty high due to small number of volumes for the photonic
chips. So either high margin chips with a lot of complexity or
a foundry model to spread volumes over many applications is
needed.
II. PHOTONICS DESIGN FLOW TODAY
A good design flow is a combination of different tasks
organized in a systematic and reproducible manner to achieve
the ultimate goal of turning an idea into a working chip. The
step in the design flow needs to be backed up by efficient
software tools that take the designer all the way to the tape-
out of a working chip design, and this with high yield. Present
photonics design flow can be divided into four major parts i.e.
• Component design & optimization
• Circuit design & simulation
• Layout generation
• Verification
Here we briefly discuss each of these to find out the missing
links in this designs flow. Detailed design flow is discussed in
[11]
A. Component design & simulations
Even though the common term for photonic chips is pho-
tonic integrated circuits (PIC), PIC design in the past couple of
decades has focused largely on the design of building blocks
(also called devices or component). As the functionality of
devices is entirely determined by the geometry and material
parameters, good device relies heavily on the simulation of
light propagation using electromagnetic modeling techniques
such as finite difference time domain (FDTD) [12], eigenmode
expansion (EME) [13], finite element (FE) [14], or beam-
propagation method (BPM) [15].
We can separate devices in passive and active devices.
Passive photonic devices are pure optical and therefore have
no electrical function. In a first approximation, their behavior
is also linear, but the functionality of passive devices can also
be extended to optical nonlinearities. Passive devices range
from very simple waveguide-based geometries like directional
couplers [16] to complex periodic geometries like photonic
crystals [17]. In passive device design, there is essentially an
infinite freedom to design the geometries, as long as it is com-
patible with the chosen fabrication technology. Optimization
of the devices with such a large degree of freedom can be
challenging and requires specialized algorithms [18]–[22], but
this can often lead to impressive functional performance on a
very small footprint.
Active components also include an electrical function.
This can be a tuning of a passive device through thermal
and electro-mechanical effects. Other active devices include
electro-optic conversion such as lasers, modulators and ampli-
fiers, or opto-electricconversion in photodetectors. Modelling
such a devices usually involves physics of multiple domains
(thermal, mechanical, carrier dynamics) and requires multi-
physics simulations.
Given that the propagation of light is entirely determined
by the geometry, photonic devices on a chip will be sensitive
to variations in geometrical parameters and environment. This
sensitivity depends very much on the material system, and
especially the refractive index contrast between the materials
used for waveguide cores and the materials used for the
surrounding cladding. Higher index contrast allows for tighter
confinement of light, but this will also make the device more
sensitive to variations. This is particularly prominent in silicon
photonics with its submicron waveguides and extremely large
index contrast between the guiding layer and the claddings.
B. Circuit design & simulations
In contrast with device design, circuit design does not
revolve around geometries. Instead, the focus is on connecting
known devices in such a way that some desired, higher
level of functionality is achieved. The geometric layout is
of secondary importance, and relates more to placement of
building blocks than adjusting their geometries. Currently,
complexity of the photonic integrated circuits is generally low,
with tens to hundreds of components in a single circuit. this
is a somewhat arbitrary metric, as component count is not
standardized (e.g. sometimes individual waveguide bends are
counted as separate component), and even the most complex
designed circuits, such as multi-channel transceivers, are a
parallelization of simpler circuits. The circuit size is gradually
improving with improved technology platforms, especially for
Indium Phosphide PICs [23]–[25] and silicon photonics [10],
[26]–[28]. An increase in complexity depends very much on
the availability of a circuit design flow and software tools
that help the designer scale up his circuit design in a reliable
way. This is where circuit design today is in full evolution. In
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order to predict the behavior of a circuit, the design needs to
be simulated. Unlike with devices, it is no longer possible to
use computationally intensive electromagnetic simulations to
calculate the response of an entire circuit. Instead, in a circuit
simulation, the individual devices are abstracted into a behav-
ioral response which maps the inputs to the outputs. These
behavioral responses (compact models) are constructed based
on the physical simulations, theory and measurements. There
are several circuit simulation tools available in the market
[29]–[33], and their use is increasing. However, the usefulness
of these circuit simulation tools today is not limited by their
engine and algorithms, but by the quality and availability of
the compact models for the building blocks offered by the
technology platforms. The circuit simulation can only be as
accurate as the behavioral models of the components.
Photonic circuit simulations can be broadly divided into two
categories, i.e. frequency domain and time domain simulations.
Frequency domain simulations of the circuit calculate the
wavelength dependent response (both amplitude and phase)
between the inputs and the output ports of the circuit. As
photonic components are wavelength dependent, the used
behavioral models need to be accurate for the entire sim-
ulated frequency range. Frequency-domain simulations are
most useful for passive linear photonic devices. These can be
described by a frequency-dependent scatter matrix (S-matrix).
As a linear system supports superposition, a scatter matrix
describes all possible linear responses of the circuit. Also, as
the S-matrix formalism is well known from microwave design,
there exist standardized formats to exchange S-matrix data.
Beyond linearity, the frequency-domain formalism can also be
useful to describe certain nonlinearities, or the transmission of
passive devices which are actively tuned, with a tuning that is
much slower than the optical phenomena. Usually this requires
some iterative strategy to converge to the eventual frequency
response.
Time domain simulations on the other hand solve the
response of the circuit for a time-variant stimulus on the input
ports of the circuit. The response of the circuit is solved by
time-stepping the signals between all the nodes in the circuit,
and updating the models at each step. The individual models
should capture the underlying physics, either by incorporating
the governing equations or by approximating them using a
fitted black-box modelling strategy. Unlike S-matrices, there
is little or no standarization in time domain circuit models
for photonics. The models can be implemented in a variety of
tools and languages, and their implementation can range from
a set of ordinary differential equations (ODE) to fully-custom
code models. One particular implementation is a state space
model, where the behavior of a component is described using
a set of states, which are related with one another and the
input signals through a set of ordinary differential equations
[34]. For each time step, first the states are updated based
on the incoming signals, and then the outgoing signals are
updated based on the new states. The variables in a state-
space model can represent actual physical variables (e.g. the
temperature of a thermo-optic phase shifter), or they can
be fitted to some measured or simulated response curve,
resulting in a black-box model that mimics the behavior of the
component but where the internal variables have no relation
with the actual physics. For instance, time domain models
for the passive linear optical components can be fitted from
frequency response by deriving a corresponding linear filter
model, either with a finite impulse response (FIR) or infinite
impulse response (IIR) [35], [36]. Note that time domain
models usually work in a limited bandwidth, and model the
signal as a modulation on top of a carrier wavelength. This
works well for modelling simple communication systems,
and it can be expanded to multiple carrier wavelengths for
modelling wavelength division multiplexing (WDM) circuits,
but it will not scale to the full optical bandwidth of tens of
THz, as this would require either very short time steps or a
massive amount of data exchange between components [11].
C. Process design kits (PDK)
An essential requirement for efficient circuit design is a
library of qualified building blocks from which to construct a
circuit. These building blocks are the result of the component
design process. Historically, photonic component design and
circuit design was combined in the same person or group,
but with the emergence of foundry-based fabrication, a new
communication channel is needed.
The process design kits (PDK) is the bridge between the
foundry and component designers on one hand, and the circuit
designers on the other, and it has become an essential aspect
of today’s PIC manufacturing ecosystem. A PDK contains a
library of the optimized components for a particular platform
along with other practical details like design requirements,
basic building blocks, verification deck etc. It allows a circuit
designer (with the right set of software tools) to construct a
circuit that can be fabricated by the foundry.
The PDKs are usually maintained by the foundries for their
technology platforms, but it is not uncommon that foundry
customers extend the vanilla PDK with their proprietary com-
ponent and subcircuit designs. The initial PDKs from photonic
foundries were limited to information about the fabrication
process, sometimes accompanied by a set of layouts of build-
ing blocks. The addition of parametric cells (PCells) for basic
components such as waveguides came next, along with design
rule checking (DRC) decks. Today, we see the emergence
of PDKs with device models capturing the nominal (ideal)
behaviour of the devices in the building block libraries.
In a foundry-enabled fabless ecosystem, the process devel-
opment kit (PDK) is playing an increasingly important role,
as it serves as the middle man between the designer and the
foundry, as shown in Fig. 1. The richness of the component
library, the supported software tools and the sophistication
of the device models has become a differentiator that is as
important as the quality of the fabrication technology. This is
understandable: as in electronics, the functionality of circuits
is not necessarily determined by the quality of the individual
transistor, but by the circuit, and the reliability of the circuit
design libraries determines the complexity of circuits that can
be designed.
PDKs also allow fabs to encapsulate the essential properties
of their technology platform without having to reveal the in-
ternal details, which they might consider valuable intellectual
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property or trade secrets. Library building blocks can be repre-
sented as black boxes, and behavioral models can be compiled
so the actual equations and parameters are no longer accessible
to the circuit designer. However, this encapsulation comes at a
price: it requires some commitment of the fab to guarantee the
performance of these black-box components, as the designer
cannot second-guess the implementation and could therefore
hold the fab liable in case their library components do not
work according to the original specs.
Fig. 1. The process development kit provides the necessary information about
the fab to the designer. At present, process information, design requirements,
basic building blocks, compact models and the verification decks are ususally
available in a PDK
D. Circuit layout generation
When sending a design for fabrication in a foundry, it
is communicated as a layout for the different mask layers.
Unlike in component design, where the layout consists of
custom geometries, the layout in a circuit design mostly con-
sists of placement of (parametric) cells, connected by optical
waveguides and/or electrical wiring. Optical connections of
components are more complicated than electrical connections.
Waveguides need to maintain a minimum bend radius and
separation in order to prevent excess waveguide losses and
parasitic coupling. Most waveguide routing today is done
manually, although some software tools support waveguide
generation with different curve algorithms [37], [38]. Fully
automatic routing of complicated layouts with tens of waveg-
uides is not yet available. One particular obstacle for this is
that most PIC technologies only support a single waveguide
layer, and therefore need to introduce engineered waveguide
crossings to connect nontrivial circuit topologies. [39], [40].
E. Verification
Once the layout has been generated, the layout is checked
for potential errors and violations of the design rules provided
by the fab. The design rules from the fab usually include the
minimal critical dimensions, sharp angles and pattern density
requirements. For this, photonics design relies on Design rule
checking (DRC) software tools from the electronics, such
as Calibre by Mentor [41], Cadence’s Physical Verification
System [42] or Synopsis IC Validator [43]. The foundries
usually provide a design rule checking deck for one or more of
these tools and require that the designers submit a DRC-clean
design. One of problems with early DRC decks for photonics
arose from the fact that DRC software for electronics was
not designed to handle the smooth curvilinear shapes that are
typical for optical on-chip waveguides, and sometimes gener-
ate false errors. However, new DRC rules for the curvilinear
structures and all-angle polygons are helping to improve the
automated DRC checking process [44].
F. Summary of the present design flow
Even when using standard building blocks from PDKs,
photonic circuits today are still mainly designed as a physical
layout. The design process does not have a smooth translation
from the functional idea to the physical layout over a more
abstract schematic, as is the common workflow in analog
electronics design. This lack of flow in this process is making it
hard for designers to scale up the functionality and complexity
of their photonic circuits.
III. PHOTONIC VERSUS ELECTRONIC DESIGN FLOW
It is essential for the success of a real foundry based model
for photonic integrated circuits to standardize the design flow
in a similar fashion as it was done for electronics. In this sec-
tion, we list the shortcoming in the existing photonics design
flow presented in the previous section. These shortcoming are
marked down based on a comparison to the electronics design
flow.
A. Compact models
It has been mentioned in the previous sections that PDKs
play an important role in a foundry enabled fab-less ecosystem
as they provide the required information about the fab to the
designer. The compact models, parametric cells and sensitivity
of the performance parameters to fabrication variability are
the most important elements of a PDK for the designer.
Accurate compact models of the components are required for
reliable circuit simulations, and accuracy and standardization
of compact models have played an important role in the
success of a fab-less ecosystem for electronics. Photonic PDKs
on the other hand lack in terms of the maturity and accuracy
of the compact models. There is no standardization regarding
building of the compact models so even the available compact
models are specific to particular simulation software tools.
So, standardization, is required to expand the adoption and
usability of compact models. In analog electronics design, such
standardization has led to the widespread adoption of SPICE
and Verilog-A, which in turn have stimulated fabs to invest
in good model generation. As a result, electronic designers
can trust their simulations, even for rather aggressive circuit
designs.
Model standardization can also be done on the level of
devices, by agreeing on a set of standard device descriptions
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for many common devices. This could start with passive
devices such as waveguides, directional couplers, splitters,
etc, but it could well be extended to include modulators
and detectors. Amplifiers and lasers are examples of optical
devices for which a set of widely accepted standard models
have been developed.
B. Standardized design flow
Most of the electronic designers follow a standardized work-
flow with circuit hierarchy and reusable parametric cells. On
top of the standardized work-flow, modern electronic design
automation (EDA) tools help them automate the tasks which
enable them to achieve a first-time-right designs for even very
complex circuits. Currently, there is no standardized design
flow for photonics but with increasing complexity of the
photonic integrated circuits, the design process is evolving
towards the standardization of the workflow in line with the
electronic design automation.
As we will discuss in the section IV, this involves a more
schematic-based approach to capture an idea into a circuit
representation, before drilling down to the details of the
circuit layout. In electronics, this translation is increasingly
supported by software automation, where the layout tool can
provide placement guidance and visual feedback on connectiv-
ity through flylines, helping the designer to avoid connectivity
mistakes. This schematic driven design speeds up the physical
layout dramatically and is also emerging for photonics [37],
[45].
C. Verification
The generated layout from the schematic is verified before
forwarding to the foundry. However, electronic circuits are
verified at a much deeper level than just checking the design
rules. The more important verification step involves checking
of the functionality of the generated layout actually matches
the original circuit design intent; this step is called the layout
versus schematic (LVS) verification. LVS identifies the con-
nectivity of the circuit by checking the overlaps of all electrical
wiring. On top of that, more sophisticated LVS checkers also
analyse the geometry of the wires and extract capacitive and
inductive parasitic coupling. From this parasitic extraction, a
more complicated circuit schematic is generated that can be
simulated and compared to the original simulations.
In photonics, DRC has become a common practice but
LVS checking has proven to be difficult. First of all, it is
not easy to extract the connectivity of photonic components
from the layout. The basic connections can be fairly easily
identified, as the waveguide ports of the building blocks and
subcircuits can be annotated, and these connections can be
checked against the original schematic. But it is much harder
to identify unintentional connections and parasitics.
This can be explained using the example of the simplest
photonic component i.e. waveguide. Three different scenarios
of waveguide connectivity are shown in Fig. 2 below. In the
first scenario, a waveguide is connected to another waveguide
of the same type. When the position and orientation match
perfectly, they are properly connected. There should be no
offset between the waveguides otherwise back-reflections and
scattering will induce parasitic effects, Fig. 3. In a directional
coupler, two waveguides are not physically in contact with
each other but light can still couple from one waveguide
to another. If such a directional coupler is implemented as
a device, then it can be recognized for its function. But if
such a coupler is unintentionally implemented by bringing two
waveguides too close together, parasitic coupling will occur,
and the devices become connected when they should not be.
This connectivity is not so trivial to detect and quantify in a
layout. On top of that, such parasitic coupling is wavelength
and geometry dependent as the coupling strength changes
with the gap, coupling length and wavelength of operation. A
waveguide crossing is another example where an intentional
design suggests coupling, but where it is engineered to let
light pass straight on. On top of that, extracting parasitic
backreflections and scattering in waveguides, which can be
stochastic in nature is very hard, but these effects can have
a significant detrimental effect on the performance of larger
circuits.
So, as it stands today, photonic layouts are not that easily
verified with the original schematics. One thing that is now
becoming more common is that at least the layout parameters
of the building blocks are being taken back into the circuit
simulation. for instance, the actual waveguide length can play
a very important role in balancing interferometric circuits, so
post-layout circuit simulations has proven a big step forward in
photonic circuit design [37], [46]. Sometimes, electromagnetic
simulations are required to find out the connectivity from a
photonic layout, which is prohibitively expensive in terms of
simulation time.
Fig. 2. (a) A waveguide is extended using another waveguide of same
dimensions. The waveguides need to be accurately aligned to get rid of the
backreflections and scattering. (b) Two waveguides do not come in physical
contact with each other but light couples from one waveguide to another. (c)
Two waveguides physically touch each other in a waveguide crossing but one
mode does not interrupt the other.
D. Variability analysis
Variability analysis and the yield prediction are essential
part of the standardized electronics design flow. Traditionally,
this was done through corner analysis, where the circuit is
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Fig. 3. The parasitics due to the back reflections/scattering in a straight
waveguide and due to coupling in closely packed waveguides are depicted.
calculated using the best (fast) and the worst (slow) case
scenarios for for both PMOS and NMOS transistors. Based
on this analysis, a circuit could be designed to work even
in the worst-case scenario. More recently, corner analysis
is gradually being supplemented to more complex statistical
approaches, as reliance on corner analysis alone would usually
result in overly conservative designs. With such statistical
methods, yield can predicted for different variations of a
designed electronic circuits in the presence of variation of
different fabrication parameters.
In photonics corner analysis is not directly applicable,
but Monte-Carlo simulations for variability analysis and
yield prediction are needed, and slowly finding their way
in the design flow [47], [48]. Variability for photonics can
be explained with the example of the most basic building
blocks i.e. waveguide. A silicon wire waveguide is very
sensitive to change in linewidth and thickness. Therefore,
the effective and the group indices change as the geometry
of the waveguide changes. This change in propagation
constants can lead to phase errors in interferometric circuits
with multiple delay lines, even when waveguides are placed
close together. This sensitivity depends very much on the
choice of technology platform, and especially the refractive
index contrast between core and cladding. In silicon, a
small variation in the waveguide core dimensions (linewidth,
thickness) on the order of 1 nm can lead to shift in wavelength
response of a wavelength filter circuit of 1-2 nm, which
would be unacceptable for many applications in dense
wavelength division multiplexing (DWDM). This degradation
in performance propagates to the circuit level and the overall
yield can drop drastically as the complexity increases,
ultimately increasing the cost of the final product. Variability
and yield prediction are discussed in detail in Section V.
IV. FUTURE PHOTONIC CIRCUIT DESIGN FLOW
Now that we have compared the existing photonics design
flow to that of the standardized electronics design flow, we are
in a position to project how the circuit design flow is going to
evolve with the incorporation of the missing links mentioned
in the previous section, and we can also identify where some
of the key changes in today’s workflow are needed.
As in electronics, the emerging design flow will start from
an idea and a logical schematic. In the current photonics
design flow, it is normal practice to start from the physical
component level but this will gradually be changing from the
physical component level to the abstracted schematic level.
This is most likely to happen first in a foundry/fabless model,
where the designers will be increasingly shielded from the
exact fabricated geometry and process details. This schematic
driven design, depicted in Fig. 4, starts from the more abstract
schematic [36], [49]
In schematic driven design, a circuit is composed from
the abstracted building blocks in a library, which can be
part of the PDK, or sourced from internal designs or third-
party suppliers. The circuit designer is required only to know
the functionality of the building blocks rather than having a
complete knowledge of the underlying physics. These libraries
are hierarchical, so an abstracted building block can itself be
a circuit consisting of other building blocks. This enables the
designer to partition more complex circuit into tangible sub-
problems. This way, the circuit designer can cover the design
from the building block all the way up to the higher level
design, including the system implementation. Note in Fig. 4
that the design flow is restricted to the abstract (circuit design)
levels without going into the component design using physical
simulations. The component optimization will increasingly
become more of a foundry responsibility and every foundry
will provide the PDKs with the optimized building blocks
for their offered platforms. In case of building blocks with
confidential intellectual property, the layout of the component
can even be abstracted and the PDK will only have a functional
block showing the logical mapping of the inputs to the output
ports.
Schematic driven design can further be divided into the front
end and the back end designs. The front end and back end
design terminologies are being imported from the electronics
design flow where these design stages are de-coupled from
each other, allowing design teams to work in parallel. The
front end comprises the abstract schematic-level circuit design,
where the generated circuits are simulated using the circuit
models.
In the back-end of the flow, the designed circuit is handed
over to the layout designers for the generation of the mask lay-
out. The abstracted components are replaced with the physical
layouts of these components and placed on the layout canvas,
in a similar hierarchical manner as in the schematic design.
Component ports are connected based on the netlist defined
in the schematic, using waveguides to complete the layout of
the circuit. These waveguides are also optical components, so
their properties will affect the performance of the circuit. As
long as the waveguides have a mere connectivity function, this
is usually not a problem. When the waveguides have a phase-
sensitive function, like on interferometric filters, they should
be treated as components in the schematic, and not as simple
connectors.
The back-end designers will also need to take into account
packaging and system integration requirements, adhering to
optical, electrical and thermal guidelines [11]. These should
be verified as part of the verification procedure, where not
only manufacturing verification (DRC) is performed, but also
LVS functional verification is carried out. After performing
the DRC, post layout simulations are performed to verify the
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Fig. 4. In schematic driven design, an idea is converted into a logical schematic and then into a circuit. Circuit simulations are performed using the compact
models from PDK. The PDK contains the optimized components and compact models so front end designers do not need to worry about the underlying
physics of the components. The generated circuit by the front end designers is passed to the back end team for layout generation and verification. Fab uses
the final mask provided by the back end team for fabrication.
functionality of the generated layout, preferably incorporating
extracted parasitics such as backscattering and parasitic cou-
pling [49].
One of the areas where a lot of work is ongoing is variability
analysis and yield prediction for photonic integrated circuits
[47], [48], [50]–[53]. We discuss this in more detail in Section
V.
A future photonic design flow is meaningless without also
incorporating electronics. Increasingly complex photonic cir-
cuits will also use complex electronic control, and many ap-
plication also interface with high-speed RF signals. Therefore,
it is a good trend that today there is a strong drive for co-
integration of photonic design tools with the well established
EDA tools. This integration will lead to co-design and co-
simulation of electronics and photonics. This we discuss in
more detail in Section VI. To summarize, photonics design
flow is moving towards the standardization and photonics
design automation (PDA) is steadily taking up design method-
ologies from the electronic design automation (EDA).
V. VARIABILITY ANALYSIS & YIELD PREDICTION
Depending on the material system, photonic circuits can be
very sensitive to fabrication imperfections, and variations in
the linewidth and thickness of a waveguide can result into
significant deviation of effective and group indices from the
desired values. Similarly, gap variations between two parallel
waveguides (for example in a directional coupler) introduce
errors in the device’s coupling. This is more pronounced
in high-contrast waveguides, and because such waveguides
can also scale to larger, more complex circuits, the effect
of fabrication variability is most critical for such high con-
trast waveguides, like in silicon photonics. The deviations
in performance of individual components accumulate at the
circuit level and will degrade circuit performance severely,
especially in phase-sensitive circuits like wavelength filters.
Performance degradation in filter metrics such as channel
cross-talk and deviation from the designed center wavelength
becomes increasingly notable as the circuits become larger
(e.g. longer delay lines) and more complex (e.g. more delay
lines or filter stages). Since circuit parameters are not purely
random, but spatially correlated, large-footprint circuits (e.g.
with long delay lines) also increase the variation between
components within a circuit, which further deteriorates the
circuit performance. When the circuits are held to a given
specification, this performance degradation will affect the
yield of the circuit, i.e., the fraction of fabricated circuits
working within the specification. Ultimately, fabrication varia-
tion induced performance variation increases the final product
cost and limits the scaling capacity of circuits. Predicting
fabrication yield is therefore becoming an essential part for a
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photonic circuit design flow, so it becomes possible to optimize
circuits for yield instead of maximum performance [11], [51].
Realistic yield prediction requires a projection of the
variations of low-level behavioral parameters (effective in-
dex, coupling coefficient) or fabricated geometry parameters
(linewidth, thickness) to high-level circuit performance varia-
tions. The most straightforward method for this is based on
Monte-Carlo simulations, with the statistical distribution of the
geometrical variables (linewidth, thickness, ...) or behavioral
variables (effective index, coupling coefficients, ...) as inputs.
Monte-Carlo simulations can be computationally intensive,
even if they can be easily parallelized. More efficient stochastic
methods, such as polynomial chaos expansion (PCE) can
reduce that simulation time drastically by capturing the sta-
tistical moments of the distribution as additional variables in
a extended circuit, ans solving that circuit only once [54].
A drawback of this approach is that the variables are
assumed to be independent, and layout information is not
really taken into account to correlate the variability between
neighboring components in the circuit. This can be improved
by using a layout-aware variability analysis [47], [48]. This
procedure consists of three steps: First, a detailed wafer map
is generated of the fabrication variation. This map can contain
variability contributions at different length scales, as process
steps such as lithography, etching and planarization have
different spatial effects. Second, a good mapping between the
geometric parameters and the circuit behavioral parameters
is needed. This can be a direct mapping, but it is often
easier to define a mapping based on sensitivity to deviations
from the nominal values. Finally, the wafer map and the
parameter mapping are combined to generate a circuit model
with location-dependent circuit parameters, and the response
is simulated. This last step is then repeated in Monte-Carlo
fashion by placing the circuit in different locations on the
wafer map or on different generated wafer maps. We discuss
these steps in a bit more detail.
A. Fabrication Parameter Extraction using Circuit Models
Extraction of the variations in fabricated geometry is essen-
tial in mapping fabrication variations to circuit performance
variations. However, metrology of fabricated chips using a
scanning electron microscope (SEM) or atomic force micro-
scope (AFM) is either expensive, destructive or extremely
time-consuming. Therefore, inline monitoring is usually re-
served for critical steps, and done on a sampling of wafers
and dies, and used to verify whether the fabrication process
steps are within specifications. Also, the accuracy of such mea-
surement is not high enough to serve as an input for variability
analysis. As an alternative, optical transmission measurements
can be used to get an accurate measure of geometry variations.
In order to find out the fabricated geometry of a waveguide
(linewidth and thickness), effective and group indices are
extracted and then mapped on to the linewidth and thickness of
the waveguide using numerical models. In [47] ring resonators
were used to first extract effective and group indices and
then the fabricated geometry from the interfering spectrum.
Although ring resonators provide very sharp features which
provide easy parameter fitting, a ring consists of a combination
of straight and bend waveguides, and their contributions cannot
be separated based on the spectrum.
Instead, we used a combination of low and high order
Mach-Zehnder interferometers (MZI), as shown in Fig. 5(a) to
extract effective and group indices of the straight waveguide
respectively [50], [55]. The effect of bend waveguides in an
MZI can be cancelled out by using the same bends in both
arms of the circuit. The effective and group indices were calcu-
lated by fitting the measured optical spectra to the simulations
as shown in Fig. 5(b). A numerically developed geometrical
model linking the waveguide effective and group indices
was then used to estimate waveguide geometry (linewidth
w and thickness t). This approach allows to characterize
sub-nanometer precision of geometry extraction for straight
waveguides fabricated using a foundry process line, which
helps to identify process variations and non-uniformity across
the device layer. Even if the mapping model is not perfect,
this will mostly affect the absolute precision of the geometry:
the relative variation between components is still valid, and
because the geometry parameters were measured based on the
behavioral parameters to start width, they form a good basis
to build a spatial variability model of a wafer.
B. Spatial Variability Model
To analyze the statistics of the parameters extracted from
fabricated wafer and make use of it in the yield prediction,
we require a variation model which we can later use to gen-
erate synthetic wafer maps for Monte-Carlo simulations. The
process-related parameter variations originate from a multitude
of sources during the fabrication process, each with its own
distribution over the wafer [56]. For example, wafer-level
non-uniformity can come from layer thickness, photoresist
spinning effects and plasma distributions, which varies slowly
across the wafer and exhibits a symmetric radial pattern.
Resources such as low-frequency change in layer thickness,
local pattern density and error in the photomask lead to intra-
wafer and intra-die systematic variations. Other effects affect
the wafer on shorter length scales. For instance, local pattern
densities can affect dry etching plasma composition, and thus
affect the etch rate. Such layout-dependent variations will
be repeated die-to-die over the wafer, and superimposed on
the longer-scale variations. On top of that, the model should
capture random variations, both at die and wafer scale, as
well as between wafers. Fluctuation in exposure dose and
imaging focus add to the random die-to-die variation. Intrinsic
randomness in layer thickness and waveguide sidewalls result
in device-to-device random variation.
We can decompose the total spatial variation into lot-to-
lot, wafer-to-wafer, die-to-die and device-to-device variations
with systematic and random components, which can be com-
bined into a hierarchical model (Fig. 6). This facilitates the
characterization of statistical data measured on the wafer. For
instance, in [56] we show an example where the waveguide
thickness suffers significantly larger intra-wafer systematic
variation (3.0 nm) than the intra-die systematic variation (0.7
nm), while linewidth has a intra-wafer systematic variation
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Fig. 5. (a) Two configurations of MZIs for parameter extraction. (b) Extracting the neff and ng using the curve fitting method. (c) Mapping neff and ng
to width w and thickness t.
Fig. 6. (a). Illustration of spatial variability of device parameter at different
levels.(b)Top wafer maps of linewidth and thickness present the systematic
intra-wafer variations under the process variation. Bottom wafer maps repre-
sent the systematic intra-die variations of linewidth and thickness.
(8.5 nm) comparable with its intra-die systematic variation (5.0
nm). These separate variability components can be captured in
generator models that replicate the essential statistical proper-
ties of the original variations, using deterministic functions
of stochastic noise functions with a given correlation length.
These map generators can then be used to perform location-
aware variability analysis and yield prediction at the circuit
level. Therefore, it would present a significant added value
in the future for fabs to include such map generator functions
into the PDK. These can be implemented as black box models,
so there is no need to disclose process information that is
considered confidential.
C. Location-aware yield prediction
Waveguide-based filters are very sensitive to phase varia-
tions and coupling variations. Monte-Carlo simulations using
simple random distributed parameters already show the sensi-
tivity of the circuit, but for yield prediction this is not realistic
since this method does not consider location-dependency of
variations. For example, intra-wafer thickness variations with a
radial pattern on the wafer affect devices in the center and near
the rim differently, which is not considered by the standard
Monte-Carlo method. Also, devices located next to each other
should be more correlated than when placed further apart.
To make realistic predictions, we incorporated information
of the spatial variations into the Monte-Carlo method. Using
a virtual fabrication map (linewidth, thickness) generated by
the additive spatial variation model, the local deviations from
the nominal values are projected onto the circuit layout,
and then used to adjust the circuit model parameters of the
building blocks on the different locations. The circuit is then
simulated using a circuit simulator. To analyse the variations,
the circuit is then positioned on different wafer sites, or on
different wafers [47], [48]. These simulation show that placing
components closer together in a circuit does make the circuit
less sensitive to local variations, but not to global variations.
For instance, a circuit with multiple ring filters will show a
much larger spread between the ring resonances when the rings
are spaced further apart [47], [51].
For this technique to work, it is important that all the
information needed for this analysis is available to the circuit
designer. This means that the foundry should be willing to
provide not just compact models of the building blocks, but
also wafer map generator functions of the critical fabrication
parameters (or synthesized parameters that reflect the vari-
ability), as well as the sensitivity of the component model
parameters to these parameters. Not only would this enable
designers to make yield predictions of their circuits, but
it would also allow them to design circuits that are more
tolerant to variations. For instance, it is possible to make MZI
filter circuits more robust by combining multiple waveguide
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geometries withing the same circuit, using the difference in
sensitivity as a degree of freedom to compensate against long-
range variations in linewidth or thickness [57].
Fig. 7. (a) The generated linewidth and thickness maps used to find out the
performance of ring demultiplexers over the virtual wafer. (b) Channel spacing
distribution of the demultiplexer with rings spaced 200µm and 30µm apart
are shown in blue and red respectively.
VI. MODELS FOR TIME-DOMAIN CIRCUIT SIMULATION
While passive photonic circuits are often modelled in the
frequency domain, integration in a larger circuit or system
requires that these same circuits are then evaluated in the
time domain. However, frequency domain models are not
always easily translated into time domain models, especially
when the component or subcircuit has very strong dispersion.
Furthermore, photonic circuits which contain nonlinear or
electro-optical building blocks can only be modelled in the
time domain, where the performance can be assessed through
bit error rates (BER), eye diagrams or constellation diagrams
[58], especially for telecom and datacom applications.
While the nonlinear of electro-optic components usually
have good time-domain models where the behavioral equations
are implemented into code, they are usually combined with
passive components into the same circuit, and the accuracy of
the entire circuit simulation is determined by the combination
of models [11]. As the passive devices are usually parametric
and combined into larger passive subcircuits, it is not trivial
to translate the frequency domain response into a suitable
time domain model that can be efficiently evaluated by the
circuit simulator. A good circuit model should meet three basic
requirements: 1) the models should be accurate enough with
regard to the behaviors of the actual devices, and eventually
generate valuable information to guide circuit designs; 2) the
models must be represented in the time domain; 3) the models
must be “compact” to make sure that the circuit simulation is
efficient. How these criteria are met depends on the model
generation strategies and the circuit simulation approach.
Since photonic circuits and electronic circuits closely work
together and are integrated together, the simulation should
be conducted in both domains. There are several simula-
tion approaches to combine these domains discussed and
implemented in both academic and industry [11]: simulate
photonic circuits and electronic circuits in 1) photonic sim-
ulators; 2) electronic simulators; 3) separate electronic and
photonic simulators with unidirectional data exchange; 4)
separate electronic and photonic simulators with bidirectional
data exchange (Co-simulation) [59]. Therefore, before building
the model, we should also be aware of where the models
will be evaluated: in a photonic simulator or an electronic
simulator? This is important because the signals propagating
through the photonic and electronic circuits in simulations are
quite different, as are the underlying equations. The photonic
circuits use bidirectional optical waves as port signals while
electronic circuits use voltage and current at each connection
node.
Among the four simulation approaches, the second option
(adopting electronic simulators for both electronic and pho-
tonic circuits) has shown a lot of promise. Firstly, optoelec-
tronic devices such as detectors, amplifiers, lasers and mod-
ulators have an electrical and optical behavior, and therefore
must be simulated in both domains, especially if they have
electrical control loops [11], [59].
Bidirectional co-simulation is not trivial to implement and
requires two simulators to operate in lockstep [59]. While such
techniques are also used in analog-digital mixed-signal (AMS)
design, it can raise questions about stability and conservation
of energy when exchanging information between the two
domain [58]. While it requires that electro-optical components
have a representation in both simulation engines, the use of
cosimulation makes it possible to use an optimized simulator
for all parts of the circuit.
The first option (simulating everything in the optical simu-
lator) can work if the optical simulator has some support for
electronic components. However, it would require designers
to abandon the trusted and mature electronic simulators and
models, and rebuild models for electronic devices suitable
for photonic simulators. It would also be difficult for a new
simulator to match the established and standardized models
for a large variety of electronic devices, which are natively
supported by most electronic circuit simulators.
The opposite case, namely simulating the photonic part of
the circuit in an electronic simulator, has more merits. A lot of
effort has been invested in SPICE and/or Verilog-A compatible
models for non-linear photonic devices, such as for lasers
[60]–[62], modulators [63]–[65], photodiodes [66]–[69]. The
linear photonic devices, such as waveguides, couplers, and
wavelength filters, are normally characterized in frequency
domain and represented by transfer matrix (without reflection)
and scattering matrix (with reflection). To build time-domain
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models for these devices which take into account higher-order
dispersion, wavelength dependent loss, and imperfections in
general, requires the fitting of a black-box behavioral model
to the frequency response. Possible techniques include finite
impulse response (FIR) modeling method [35], or state-space
model generation based on vector fitting [34]. Both the tech-
niques are based on scattering parameters and are widely
applicable to linear passive devices. Furthermore, the models
built via both techniques have the potentials to be converted
to SPICE and/or Verilog-A compatible circuit models, but can
also be adapted to most photonic circuit simulators.
The main challenge to adopt the electronic simulators for
photonic circuits is that they use inherently different signal
models. In electronics, signals are represented by voltages
and currents on nets, while in photonics they are forward and
backward optical waves in optical waveguide modes, which are
essentially transmission lines operating at very high (optical)
frequencies. Therefore, the optical waves are often repre-
sented by their complex amplitude envelope which is a time-
dependent complex number, modulated onto a high-frequency
carrier wavelength. It is not straightforward to represent the
complex-valued waves with voltages and current in electronic
simulators. A simple solution is to mathematically interpret
the magnitude/phase or real/imaginary parts of the complex
envelope to voltage and current which is physically not sound
but works as a purely mathematically construct [70], [71].
Another possible solution is to semi-physically interpret the
optical waves to voltages and current, which essentially map
onto the electric and magnetic field components of the guided
optical mode(s) in the waveguide. Like for microwave systems,
the non-conservative electromagnetic waves can be converted
to voltages and currents through characteristic impedance [72],
which in the optical domain is related to the effective index.
One of the obstacles for generalizing this approach for
photonics is that this only simulated a fairly narrow frequency
band around an optical carrier wave. This approximation only
holds if there is only one coherent carrier wave. When multiple
carriers are used, such as in wavelength division multiplexing
(WDM) systems, each carrier should get its own signal line,
and this only works well if the modulation bands of the carriers
do not overlap at all. When this happens, or when broadband
light is used instead of monochomatic carriers, it is no longer
possible to represent the optical signal as a simple set of
transmission lines.
VII. SUMMARY & CONCLUSIONS
To summarize, the design process currently used by the
photonic designers is still removed from the perfect process to
translate a functional idea to the physical layout, and especially
in a foundry/fabless setting where the circuit designer is
decoupled from the fab. While the technology for the different
PIC platforms is currently very capable of fabricating complex
circuits, this scaling in complexity is currently limited on the
design side. Photonic designers do not yet enjoy the comfort of
a workflow, the software tools and design kits that guarantee
them a first-time-right design, which is the expectation today in
the electronics design community. It is not surprising that we
are seeing today a closer integration between photonic circuit
design tools and established electronic design automation
(EDA) software packages.
So, following the footsteps of analog electronics, where
designers can focus on circuits by trusting the provided
standardized compact models, the introduction of a schematic
driven design flow for photonics is a first step in improving
this picture. But the success of this design flow depends very
much on the availability of circuit models. The current lack
of standardization in model building (and their interoperability
between circuit simulators) slows down the investments of
the foundries in sophisticated compact models. Also, the
integration between photonic and electronic design tools raises
the question of the best co-simulation strategies for electroncis
and photonics.
Depending on the PIC technologies, it is also essential
that these models capture the effects of variability. Especially
with high-contrast waveguide systems such as silicon, vari-
ability analysis and yield prediction techniques are desperately
needed to enable scaling in complexity.
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